


# 85C960

## 1-MICRON CHMOS


### 80960 K-SERIES BUS CONTROL $\mu$ PLD

- Burst Logic, Ready Control, and Address Decode Support for 80960 KA/KB Embedded Controllers in Single Chip
- Burst Logic Supports Both Standard and New Generation "Burst Mode" Memories and Peripherals
- Ready/Timing Control Supports 0–15 Wait States across 8 Address Ranges, Read/Write Accesses, Burst Transactions
- 8 Dedicated Inputs Decoded into 8 Latched Chip Selects (4 External/Internal; 4 Internal Only)
- Operates with 80960KA/KB at 16 MHz, 20 MHz, and 25 MHz
- UV Erasable (CerDIP) or OTP™
- 100% Generically Testable Logic Array
- Based on Low Power CHMOS IIIE Technology
- Available in 28-Pin 300-mil CerDIP and PDIP Packages and in 28-Pin PLCC Package  
(See Packaging Spec., Order Number #231369)



290192-1

# = Active Low Signals



290192-2

Figure 1. Pinout Diagram

## GENERAL DESCRIPTION

The Intel 85C960 is a single-chip burst/ready/decode  $\mu$ PLD (Microcomputer Programmable Logic Device) designed to interface 80960 KA/KB embedded controllers to system memory and I/O. The 85C960 provides programmable chip selects, a programmable read/write access wait state/ready generator, and burst address (A2, A3) cycling. Burst transaction cycling of A2, A3, and WCLK# (Write Clock) is also supported for intelligent peripherals on the bus.

For its programmable functions, the 85C960 uses advanced EPROM cells as logic array and wait-state table memory elements. Coupled with Intel's proprietary CHMOS IIIE technology, the result is a pro-

grammable device able to support Intel's 32-bit 80960 KA/KB embedded controllers at speeds up to 25 MHz.

## ARCHITECTURE DESCRIPTION

The 85C960  $\mu$ PLD integrates burst control, ready generation, and chip select decoding into a single device. Figure 2 shows the architecture of the 85C960. Table 1 lists and describes each signal on the device. The 85C960 replaces 6–10 separate PLD/discrete logic devices in small- and medium-sized 80960 systems. For medium- to large-sized systems, the 85C960 can be supplemented with an additional decoder, such as the 85C508, and a second 85C960. Figure 3 shows a single 85C960 in a typical application.




Figure 2. 85C960 Block Diagram




Figure 3. 85C960 in an 80960 System

Table 1. 85C960 Pin Descriptions

Symbol	Type	Name and Function
RESET	I	<b>RESET.</b> When RESET is high for a minimum of four CLK2 cycles, internal circuits are reset to a known state.
I7–I0	I	<b>INPUT 7–INPUT 0.</b> These are the address range inputs to the programmable decode logic array.
CLK2	I	<b>SYSTEM CLOCK.</b> This input, which connects to the 80960 CLK2 signal, provides the timing reference for all 85C960 operations.
AD3–AD0	I	<b>ADDRESS IN 3–ADDRESS IN 0.</b> These inputs are driven by LAD0–LAD3 from the Local Bus (L-Bus) to provide addressing and burst access decode information.
W/R#	I	<b>WRITE/READ.</b> Write/Read from controller. When low, indicates that the current access is a read. When high, indicates that the current access is a write.
DEN#	I	<b>DATA ENABLE.</b> This input from the controller indicates that data is present on the L-Bus.
ADS#	I	<b>ADDRESS/DATA STROBE.</b> This input from the 80960 indicates whether address or data information is currently on the L-Bus. When low, address information is changing. The 85C960 chip select timing is based in part on ADS# low during Ta states.
BLAST#	O	<b>BURST LAST.</b> This signal, when low, indicates that the current read/write access is the last access in a burst transaction. BLAST# is not cycled if RDY# is generated off-chip.
WCLK#	O	<b>WRITE CLOCK.</b> This output provides a write enable strobe to memories that do not support burst mode access.
A3, A2	O	<b>ADDRESS OUT 3, 2.</b> These outputs cycle during burst transactions. Typically connected to lowest memory address signals.
CS3#–CS0#	O	<b>CHIP SELECT 3–CHIP SELECT 0.</b> Single p-term select outputs that are driven active (low) for the programmed address condition on I7–I0.
RDY#	I/O	<b>READY.</b> RDY# is an active low, bidirectional, open-drain signal that should be connected to the controller's Ready input. As an output, RDY# goes high to cause the controller to extend the current access. RDY# goes low to indicate that the data on the L-Bus bus may be sampled (read) or removed (write). RDY# is controlled by the 85C960 Ready Generation and Wait-State Logic. The open-drain output allows RDY# to be OR-tied to other circuitry that may drive the controller's Ready input. As a bidirectional input, RDY# allows the 85C960 to provide Ready timing and burst cycling for intelligent peripherals that do not generate these signals themselves.

80960 L-Bus (Local Bus) cycles are monitored by the **Bus State Tracker** to synchronize the functional blocks in the 85C960 to the L-Bus. CLK2 provides the timing reference for all 85C960 operations.

Four external chip selects (CS0#–CS3#) are generated by the programmable **Chip Select Decoder**. These four signals provide decoded selects to memory and I/O devices and are routed to the programmable **Wait-State Table** so that the 85C960 can generate RDY# at the appropriate time. Four additional selects are decoded (internal only) and routed to the Wait-State Table so that the 85C960 can generate RDY# for up to four additional address ranges.

The **Ready Generation** block generates RDY# to the controller under control of the **Wait-State Table**. Depending on the contents programmed into this table and the current type of access, from 0–15 wait states can be introduced into each bus cycle. An independent wait state value can be chosen for each select and each access type. Four access types are possible: read first, read subsequent, write first, and write subsequent.

The **Burst Control** and **Address Counter** blocks control burst transaction timing to memory and I/O. Note that the RDY# pin is sampled by the Burst Control block to allow the 85C960 to generate burst transaction timing for other bus peripherals. WCLK# provides a write enable strobe for memory and I/O that do not support burst mode. BLAST# informs burst-mode devices that the current access is the last one in a burst transaction. A2 and A3 are cycled to select the address location for each access.

## FUNCTIONAL DESCRIPTION

The following paragraphs provide a detailed description of each functional block in the 85C960  $\mu$ PLD.

### Chip Select Decoder

The Chip Select Decoder, shown in Figure 4, is a high speed, single p-term (product-term) latched decoder circuit with eight inputs (I0–I7) and eight latched outputs. Each output goes low when its associated product term is true. Four of these outputs (CS0#–CS3#) are available externally to be used as device selects. The remaining four outputs (CS4#–CS7#) are available internally so that the 85C960 can provide ready and burst timing for four more device selects. (The actual selects for these four additional devices/resources must be generated by external logic.)

The input to each latch is a single NAND p-term that can be connected to the dedicated inputs. The true

and complements of all inputs (I7–I0) are available to all eight NAND p-terms.

Each intersecting point in the logic array is connected or not connected based on the value programmed in the EPROM array. Initially (EPROM erased state), no connections exist between any p-term and any input. Connections can be made by programming the appropriate EPROM cells. Since p-terms are implemented as NANDs, a true condition on a p-term drives the output low. Current consumption is higher when both true and complement p-terms for the same input are programmed.

Selects are latched on the falling edge of an internal Latch Enable (LE), which is generated from ADS#, DEN#, and CLK2. The proper combination of these signals occurs during an 80960 address state (Ta). Figure 5 shows the relationship of the internal LE and external chip selects to the three signals at the end of a Ta state. All selects are cleared to an inactive high state at the start of a recovery state. (Tr). All eight selects (four external and four internal) are routed to the Wait-State Table.

### Wait State Table


Chip selects, WR (Write/Read), and SW (Subsequent Word) feed the Wait-State Table. Each chip select points to a set of four wait state values while WR and SW determine which of the four values to route to the Ready Generation block (see Figure 6). The four values are grouped into read and write groups with each group having a value for the first access and subsequent access (second through fourth). The four-bit wait-state value is sent to the Ready Generation block (via WS0#–WS3#) to be used as an initial count value. If two selects are active, the resulting count value is the logical bit AND of the two individual values. If more than two selects are active and the individual count values are not the same, the resulting count value is indeterminate. If no select is active, no count value is loaded (and the Ready Generation circuit is disabled).

### Ready Generation

RDY# is high at the start of each burst transaction. The RDY Generator begins to count down from the wait state value, decrementing the counter at the start of each wait state. When the internal counter reaches 0000, RDY# is pulled low (CLK2c during the data state). On the next CLK2c edge (for a wait state), RDY# is released, allowing an external resistor to pull RDY# high. Figure 7 shows the timing for a four-word burst write transaction with 1 wait state for the first access and 0 wait states for the remaining three accesses (Burst Write 1-0-0-0).

CLK2a edge of a Tr state. If a Read or Write access occurs without a chip select having been decoded on-chip, the RDY# output buffer is disabled and RDY# is sampled as an input. This allows the 85C960 to cycle A2, A3, and WCLK# to provide burst transaction timing for other bus controllers. RDY# may be OR-tied with other bus controllers so they can access the processor Ready signal.





290192-6

Latch opens when CLK2 and DEN# go high and ADS# goes low.  
 Latch closes when DEN# goes low or ADS# or CLK2 go high.

**Figure 5. Internal LE and External Chip Select Timing**

## Burst Transactions

AD3, AD2 are latched to indicate the starting address of a burst transaction. The 85C960 places these two signals out on A3 and A2, respectively, then cycles the two addresses upward until the last access of the burst. The 85C960 assumes that the processor handles splitting of the burst transaction when a 16-byte boundary is crossed.

AD0 and AD1 specify the size of the burst transfer in double-words as shown in Table 2.

**Table 2. AD0-AD1 vs Burst Size**

AD1	AD0	No. of Words Transferred
0	0	1
0	1	2
1	0	3
1	1	4

## WCLK #, BLAST # Generation

WCLK# is the write enable signal for writing to non-burst mode memories. When low, address outputs A2 and A3 are valid. Its trailing edge (low-to-high transition) can be used to latch data into non-burst mode memories. WCLK# is only provided during writes; during reads, WCLK# remains high.

BLAST# indicates that the current access is the last access in a burst transaction. BLAST# is used by burst-mode memories to reset internal address counters. BLAST# is not cycled when RDY# is generated off-chip.

## POWER-ON CHARACTERISTICS

85C960 inputs and outputs begin responding 1  $\mu$ s (max.) after  $V_{CC}$  power-up ( $V_{CC} = 4.75V$ ) or after a power-loss/power-up sequence. RESET must be synchronous to CLK2 and must be held high for a minimum of 4 clock cycles after  $V_{CC}$  reaches 4.75 V. After 4 clock cycles, A2 and A3 are high, CS0#-CS3# (and CS4#-CS7#), BLAST#, WCLK# are high, and the open drain RDY# signal is inactive.

Select CS0f #	Write/Read	
	WR = 0 (Read)	WR = 1 (Write)
SW = 0 (First Word)	msb lsb 0000	msb lsb 0000
SW = 1 (Subsequent Word)	msb lsb 0011	msb lsb 0010

msb = most significant bit  
lsb = least significant bit

Figure 6. Example Wait-State Entries for CS0f #

## ERASURE CHARACTERISTICS

Erasure time for the 85C960 is 20 minutes at 12,000  $\mu\text{Wsec}/\text{cm}^2$  with a 2537Å UV lamp.

Erasure characteristics of the device are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000Å. It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å–4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase the typical 85C960 in approximately two years, while it would take approximately two weeks to erase the device when exposed to direct sunlight. If the device is to be exposed to these lighting conditions for extended periods of time, conductive opaque labels should be placed over the device window to prevent unintentional erasure.

The recommended erasure procedure for the 85C960 is exposure to shortwave ultraviolet light with a wavelength of 2537Å. The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be a minimum of fifteen (15)  $\text{Wsec}/\text{cm}^2$ . The erasure time with this dosage is approximately 20 minutes using an ultraviolet lamp with a 12,000  $\mu\text{W}/\text{cm}^2$  power rating. The device should be placed within 1 inch of the lamp tubes during exposure. The maximum integrated dose the 85C960 can be exposed to without damage is 7258  $\text{Wsec}/\text{cm}^2$  (1 week at 12,000  $\mu\text{W}/\text{cm}^2$ ). Exposure to high intensity UV light for longer periods may cause permanent damage to the device.

## LATCH-UP IMMUNITY

All of the input, output, and clock pins of the device have been designed to resist latch-up which is inherent in inferior CMOS processes. The 85C960 is designed with Intel's proprietary 1-micron CHMOS EPROM process. Thus, each of the pins will not experience latch-up with currents up to 100 mA and voltages ranging from  $-0.5\text{V}$  to  $(V_{\text{CC}} + 0.5\text{V})$ . The programming pin is designed to resist latch-up to the 13.5V max. device limit.

## DESIGN RECOMMENDATIONS

For proper operation, it is recommended that all input and output pins be constrained to the voltage range  $\text{GND} \leq (V_{\text{IN}} \text{ or } V_{\text{OUT}}) \leq V_{\text{CC}}$ . All unused inputs should be tied high or low to minimize power consumption (do not leave them floating). Unused outputs may be left floating. A high-speed ceramic decoupling capacitor of at least 0.2  $\mu\text{F}$  must be connected directly between the  $V_{\text{CC}}$  and GND pin.


As with all CMOS devices, ESD handling procedures should be used with the 85C960 to prevent damage to the device during programming, assembly, and test.

## FUNCTIONAL TESTING

Since the programmable sections of the 85C960 are controlled by EPROM elements, the device is completely testable during the manufacturing process. Each programmable EPROM bit controlling the internal logic is tested using application independent test patterns. EPROM cells in the device are 100% tested for programming and erasure. After testing, the devices are erased before shipments to the customers. No post-programming tests of the EPROM array are required.

The testability and reliability of EPROM-based programmable logic devices is an important feature over similar devices based on fuse technology. Fuse-based programmable logic devices require a user to perform post-programming tests to insure device functionality. During the manufacturing process, tests on fuse-based parts can only be performed in very restricted ways in order to avoid pre-programming the array.



**Figure 7. Burst Write Transaction (1-0-0-0)**




Figure 8. RDY # Pullup/Pulldown Resistors

## IN-CIRCUIT RECONFIGURATION

The 85C960 allows in-circuit configuration changes after the device has powered up. At power-up, the device is configured according to the information programmed into the EPROM cells. After power-up, new information can be shifted in on select pins to

alter device configuration. The new configuration is retained until the device is powered down or until the information is overwritten by another configuration change.

Note that in-circuit configuration changes allow “on-the-fly” changes to be made, but do not alter EPROM cell data. At the next power-up, the device will be configured according to the original data programmed into the EPROM cells. For details on in-circuit configuration changes, please contact Intel Corporation.

## DESIGN SOFTWARE

Software support is provided by the LOC960 μPLD extension to iPLS II (Intel Programmable Logic Software II).

For detailed information on iPLS II, refer to the iPLDS II Data Sheet, order number: 290134. The tools section of the *Programmable Logic* handbook contains a complete listing of all design tools for Intel EPLDs.

## ORDERING INFORMATION

80960KA/KB Clock Frequency	μPLD Order Code	Package	Operating Range
16 MHz	D85C960-16	CERDIP	Commercial
	P85C960-16	PDIP	
	N85C960-16	PLCC	
20 MHz	D85C960-20	CERDIP	Commercial
	P85C960-20	PDIP	
	N85C960-20	PLCC	
25 MHz	D85C960-25	CERDIP	Commercial
	P85C960-25	PDIP	
	N85C960-25	PLCC	

**ABSOLUTE MAXIMUM RATINGS\***

Supply Voltage ( $V_{CC}$ )<sup>(1)</sup> ..... -2.0V to +7.0V  
 Programming Supply  
 Voltage ( $V_{PP}$ )<sup>(1)</sup> ..... -2.0V to +13.5V  
 D.C. Input Voltage ( $V_I$ )<sup>(1, 2)</sup> ... -0.5V to  $V_{CC} + 0.5V$   
 Storage Temperature ( $T_{stg}$ ) ..... -65°C to +150°C  
 Ambient Temperature ( $T_A$ )<sup>(3)</sup> ..... -10°C to +85°C

**NOTES:**

1. Voltages with respect to GND.
2. Minimum D.C. input is -0.5V. During transitions, the inputs may undershoot to -2.0V or overshoot to +7.0V for periods of less than 20 ns under no load conditions.
3. Under bias. Extended Temperature versions are also available.

*\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**NOTICE:** Specifications contained within the following tables are subject to change.

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Units
$V_{CC}$	Supply Voltage	4.75	5.25	V
$V_{IN}$	Input Voltage	0	$V_{CC}$	V
$V_O$	Output Voltage	0	$V_{CC}$	V
$T_A$	Operating Temperature	0	+70	°C



**D.C. CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$ )

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$V_{IH}^{(4)}$	High Level Input Voltage	2.0		$V_{CC} + 0.3$	V	
$V_{IL}^{(4)}$	Low Level Input Voltage	-0.3		0.8	V	
$V_{OH}$	High Level Output Voltage	2.4			V	$I_{OH} = -4.0\text{ mA D.C.}, V_{CC} = \text{Min.}$
$V_{OL1}$	Low Level Output Voltage			0.4	V	$I_{OL} = 4.0\text{ mA D.C.}, V_{CC} = \text{Min.}, C_L = 30\text{ pF}$
$V_{OL2}$	Low Level Output Voltage for A2, A3			0.45	V	$I_{OL} = 24\text{ mA D.C.}, V_{CC} = \text{Min.}, C_L = 60\text{ pF}$
$V_{OL3}$	Low Level Output Voltage for Open Drain (RDY #)			0.5	V	$I_{OL} = 30\text{ mA D.C.}, V_{CC} = \text{Min.}, C_L = 30\text{ pF}$
$I_I$	Input Leakage Current			$\pm 10$	$\mu\text{A}$	$V_{CC} = \text{Max.}, \text{GND} \leq V_{IN} \leq V_{CC}$
$I_{OZ}$	Output Leakage Current			$\pm 10$	$\mu\text{A}$	$V_{CC} = \text{Max.}, \text{GND} \leq V_{OUT} \leq V_{CC}$
$I_{SC}^{(5)}$	Output Short Circuit Current	-30		-90	mA	$V_{CC} = \text{Max.}, V_{OUT} = 0.5\text{V}$
$I_{CC}$	Power Supply Current		10	50	mA	$V_{CC} = \text{Max.}, V_{IN} = V_{CC} \text{ or GND, No Load, CLK2} = 50\text{ MHz}$


**NOTES:**

4. Absolute values with respect to device GND; all over and undershoots due to system or tester noise are included.

5. Not more than 1 output should be tested at a time. Duration of that test should not exceed 1 second.

**A.C. TESTING LOAD CIRCUIT (RDY #)****A.C. TESTING LOAD CIRCUIT (ALL OUTPUTS EXCEPT RDY #)**


# A.C. TESTING WAVEFORM—SYNCHRONOUS INPUTS AND OUTPUTS



290192-10

A.C. Testing: Inputs are driven at 2.4V for a Logic "1" and 0.4V for a Logic "0". CLK2 is driven at  $0.55 V_{CC}$  for a Logic "1" and 0.45V for a Logic "0". Timing Measurements made relative to CLK2 are made from 1.5V on CLK2. Inputs and outputs are measured at 2.0V for a high and 0.8V for a low. Device input rise and fall times are less than 3 ns.

# A.C. TESTING WAVEFORM—ASYNCHRONOUS INPUTS AND OUTPUTS



290192-11

A.C. Testing: Inputs are driven at 2.4V for a Logic "1" and 0.4V for a Logic "0". Input timing is measured at 1.5V for high-to-low and low-to-high transitions. Outputs are measured at 2.0V for a high and 0.8V for a low. Device input rise and fall times are less than 3 ns.


# A.C. CHARACTERISTICS (T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = 5.0V ±5%)

Symbol	Parameter	85C960-25		85C960-20		85C960-16		Units
		Min	Max	Min	Max	Min	Max	
t <sub>1</sub> <sup>(6)</sup>	Input Setup to CLK2a	12		15		15		ns
t <sub>2</sub> <sup>(6)</sup>	Input Hold from CLK2a	2		2		2		ns
t <sub>3</sub>	CLK2a to A2, A3 Valid Delay	0	8	0	10	0	12	ns
t <sub>4</sub>	CLK2c to RDY # Output Low Delay		10		15		18	ns
t <sub>5</sub> <sup>(7)</sup>	CLK2c to RDY # Output High Delay		10		15		18	ns
t <sub>6</sub>	CLK2a to CS0 # – CS3 # High Delay	5	40	5	50	5	62.5	ns
t <sub>7</sub>	CLK2a to BLAST # Low Delay		20		20		25	ns
t <sub>8</sub>	CLK2a to BLAST # High Delay	5		5		5		ns
t <sub>9</sub>	CLK2b to WCLK # Low Delay	0	10	0	12	0	15	ns
t <sub>10</sub>	CLK2d to WCLK # High Delay	2	10	2	12	2	15	ns
t <sub>11</sub> <sup>(8)</sup>	ADS # Low to CS0 # – CS3 # Low Delay		10		12		15	ns
t <sub>12</sub> <sup>(8)</sup>	CLK2c to CS0 # – CS3 # Low Delay		12		15		18	ns
t <sub>13</sub> <sup>(9)</sup>	I0–I7 Setup to CLK2a	5		7		10		ns
t <sub>14</sub> <sup>(9)</sup>	I0–I7 Hold from CLK2a	2		2		2		ns
t <sub>15</sub> <sup>(10)</sup>	I0–I7 Valid to CS0 # – CS3 # Valid Delay – (t <sub>PD</sub> )		10		12		15	ns
t <sub>16</sub>	RDY # Input Setup to CLK2d (Write)	7.5		10		10		ns
t <sub>17</sub>	RDY # Input Setup to CLK2a (Read)	9		9		10		ns
t <sub>18</sub>	RDY # Input Hold after CLK2a (Read/Write)	5		10		10		ns
t <sub>19</sub> <sup>(11)</sup>	RESET High Setup to CLK2 ↑	0		0		0		ns
t <sub>20</sub> <sup>(12)</sup>	RESET High Hold from CLK2 ↑	3		3		3		ns
t <sub>21</sub> <sup>(11)</sup>	RESET Low Setup to CLK2a	5		5		5		ns

## NOTES:

6. Applies to ADS#, DEN#, W/R#, and AD0–AD3. DEN# is high during the entire Ta state in 80960 KA/KB systems.
7. RDY# is an open-drain output. Specified time includes RDY# output float delay and pull-up/pull-down resistors (Figure 8). RDY# remains low for a minimum of 10 ns at the start of a Tr state and goes high by CLK2a of the next Tx state.
8. Chip Select Decoder latches are transparent flow-through types. Latches open when ADS# is low, DEN# is high, and CLK2 goes high during the middle of a Tx state (CLK2c). Since DEN# is high during the entire Ta state in 80960 KA/KB systems, only CLK2c and ADS# are specified.
9. Chip Select Decoder latches are transparent flow-through types. Latches close when ADS# is high or DEN# is low, or when CLK2 goes high at the start of a Tx state (CLK2a) after the latches have opened. Since ADS# is low and DEN# is high at the end of a Ta in 80960 KA/KB systems, setup and hold times are specified with reference to CLK2a only.
10. Propagation delay while latches are open (transparent); one output switching (high-to-low).
11. RESET must be held high for a minimum of 4 CLK2 cycles (80960 specifies 41 CLK2 cycles minimum).
12. RESET must hold after the low-to-high transition immediately prior to CLK2a. CLK2a is defined as the first low-to-high transition after RESET goes low.


## CLK2 EDGES



## CAPACITANCE ( $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ ; $V_{CC} = 5.0\text{V} \pm 5\%$ )

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$C_{IN}$	Input Capacitance		6	10	pF	$V_{IN} = 0\text{V}$ , $f = 1.0\text{ MHz}$
$C_{OUT}$	Output Capacitance		6	10	pF	$V_{OUT} = 0\text{V}$ , $f = 1.0\text{ MHz}$
$C_{CLK}$	CLK2 Capacitance		6	10	pF	$V_{IN} = 0\text{V}$ , $f = 1.0\text{ MHz}$
$C_{VPP}$	$V_{PP}$ Pin Capacitance		10	25	pF	$V_{PP}$ on Pin 1 (RESET)
$C_{RDY}$	RDY # Capacitance		6	10	pF	$V_{OUT} = 0\text{V}$ , $f = 1.0\text{ MHz}$


**4 Word Burst Write with 1 Wait State on Each Access**  
**RDY # is Generated by the 85C960**  
**(Same Timing for Read Cycle, Except WCLK # Remains High)**




290192-13




# WCLK # TIMING



# IO-17 AND CS0 # -CS3 # TIMING




**3 Word Burst with 0 Wait States on Each Access**  
**RDY# is Generated Externally**  
**(WCLK# is Only Generated During Burst Write Transactions)**



290192-16

**RESET INPUT TIMING**



290192-17



## DOMESTIC SALES OFFICES

### ALABAMA

Intel Corp.  
5015 Bradford Dr., #2  
Huntsville 35805  
Tel: (205) 830-4010

### ARIZONA

Intel Corp.  
11225 N. 28th Dr.  
Suite D-214  
Phoenix 85029  
Tel: (602) 869-4980

Intel Corp.  
1161 N. El Dorado Place  
Suite 301  
Tucson 85715  
Tel: (602) 299-6815

### CALIFORNIA

Intel Corp.  
21515 Vanowen Street  
Suite 116  
Canoga Park 91303  
Tel: (818) 704-8500

Intel Corp.  
2250 E. Imperial Highway  
Suite 218  
El Segundo 90245  
Tel: (213) 640-6040

Intel Corp.  
1510 Arden Way, Suite 101  
Sacramento 95815  
Tel: (916) 920-8096

Intel Corp.  
9665 Chesapeake Dr.  
Suite 325  
San Diego 95123  
Tel: (619) 292-8086

Intel Corp.\*  
100 N. Tustin Avenue  
Suite 450  
Santa Ana 92705  
Tel: (714) 835-9642  
TWX: 910-595-1114

Intel Corp.\*  
San Tomas 4  
2700 San Tomas Expressway  
2nd Floor  
Santa Clara 95051  
Tel: (408) 986-8086  
TWX: 910-338-0255  
FAX: 408-727-2620

### COLORADO

Intel Corp.  
4445 Northpark Drive  
Suite 100  
Colorado Springs 80907  
Tel: (719) 594-6622

Intel Corp.\*  
100 S. Cherry St., Suite 915  
Denver 80222  
Tel: (303) 321-8086  
TWX: 910-931-2289

### CONNECTICUT

Intel Corp.  
301 Lee Farm Corporate Park  
83 Wooster Heights Rd.  
Danbury 06810  
Tel: (203) 748-3130

### FLORIDA

Intel Corp.  
6363 N.W. 6th Way, Suite 100  
Ft. Lauderdale 33309  
Tel: (305) 771-0600  
TWX: 510-956-9407  
FAX: 305-772-8193

Intel Corp.  
100 T.G. Lee Blvd.  
Suite 340  
Orlando 32822  
Tel: (407) 240-8000  
FAX: 407-240-8097

Intel Corp.  
11300 4th Street North  
Suite 170  
St. Petersburg 33716  
Tel: (813) 577-2413  
FAX: 813-578-1607

### GEORGIA

Intel Corp.  
20 Technology Parkway, N.W.  
Suite 150  
Norcross 30092  
Tel: (404) 449-0541  
FAX: 404-448-0875

### ILLINOIS

Intel Corp.\*  
300 N. Martingale Road, Suite 400  
Schaumburg 60173  
Tel: (312) 605-8031  
FAX: 312-605-9762

### INDIANA

Intel Corp.  
8777 Purdue Road  
Suite 125  
Indianapolis 46268  
Tel: (317) 875-0623

### IOWA

Intel Corp.  
1930 St. Andrews Drive N.E.  
2nd Floor  
Cedar Rapids 52402  
Tel: (319) 393-5510

### KANSAS

Intel Corp.  
10985 Cody St.  
Suite 140, Bldg. D  
Overland Park 66210  
Tel: (913) 345-2727

### MARYLAND

Intel Corp.\*  
10010 Junction Dr.  
Suite 200  
Annapolis Junction 20701  
Tel: (301) 206-2860  
FAX: 301-206-3677  
301-206-3678

### MASSACHUSETTS

Intel Corp.\*  
Westford Corp. Center  
3 Carlisle Road  
2nd Floor  
Westford 01886  
Tel: (508) 692-3222  
TWX: 710-343-6333

### MICHIGAN

Intel Corp.  
7071 Orchard Lake Road  
Suite 100  
West Bloomfield 48322  
Tel: (313) 851-8096

### MINNESOTA

Intel Corp.  
3500 W. 80th St., Suite 360  
Bloomington 55431  
Tel: (612) 835-6722  
TWX: 910-576-2867

### MISSOURI

Intel Corp.  
4203 Earth City Expressway  
Suite 131  
Earth City 63045  
Tel: (314) 291-1990

### NEW JERSEY

Intel Corp.\*  
Parkway 109 Office Center  
328 Newman Springs Road  
Red Bank 07701  
Tel: (201) 747-2233

Intel Corp.  
280 Corporate Center  
75 Livingston Avenue  
First Floor  
Roseland 07068  
Tel: (201) 740-0111  
FAX: 201-740-0626

### NEW YORK

Intel Corp.\*  
850 Cross Keys Office Park  
Fairport 14450  
Tel: (716) 425-2750  
TWX: 510-253-7391

Intel Corp.\*  
2950 Expressway Dr., South  
Suite 130  
Islandia 11722  
Tel: (516) 231-3300  
TWX: 510-227-6236

Intel Corp.  
Westage Business Center  
Bldg. 300, Route 9  
Fishkill 12524  
Tel: (914) 897-3860  
FAX: 914-897-3125

### NORTH CAROLINA

Intel Corp.  
5800 Executive Center Dr.  
Suite 105  
Charlotte 28212  
Tel: (704) 568-8966  
FAX: 704-535-2236

Intel Corp.  
5540 Centerview Dr.  
Suite 215  
Raleigh 27606  
Tel: (919) 851-9537  
FAX: 919-851-8974

### OHIO

Intel Corp.\*  
3401 Park Center Drive  
Suite 220  
Dayton 45414  
Tel: (513) 890-5350  
TWX: 810-450-2528

Intel Corp.\*  
25700 Science Park Dr., Suite 100  
Beachwood 44122  
Tel: (216) 464-2736  
TWX: 810-427-9298

### OKLAHOMA

Intel Corp.  
6801 N. Broadway  
Suite 115  
Oklahoma City 73162  
Tel: (405) 848-8086

### OREGON

Intel Corp.  
15254 N.W. Greenbrier Parkway  
Building B  
Beaverton 97005  
Tel: (503) 645-8051  
TWX: 910-467-8741

### PENNSYLVANIA

Intel Corp.\*  
455 Pennsylvania Avenue  
Suite 230  
Fort Washington 19034  
Tel: (215) 641-1000  
TWX: 510-661-2077

Intel Corp.\*  
400 Penn Center Blvd., Suite 610  
Pittsburgh 15235  
Tel: (412) 823-4970

### PUERTO RICO

Intel Microprocessor Corp.  
South Industrial Park  
P.O. Box 910  
Las Piedras 00671  
Tel: (809) 733-8616

### TEXAS

Intel Corp.  
8911 Capital of Texas Hwy.  
Austin 78752-1239  
Tel: 512-794-8086

Intel Corp.\*  
12000 Ford Road  
Suite 400  
Dallas 75234  
Tel: (214) 241-8087  
FAX: 214-484-1180

Intel Corp.\*  
7322 S.W. Freeway  
Suite 1490  
Houston 77074  
Tel: (713) 988-8086  
TWX: 910-881-2490

### UTAH

Intel Corp.  
428 East 6400 South  
Suite 104  
Murray 84107  
Tel: (801) 263-8051

### VIRGINIA

Intel Corp.  
1504 Santa Rosa Road  
Suite 108  
Richmond 23286  
Tel: (804) 282-5668

### WASHINGTON

Intel Corp.  
155 108th Avenue N.E.  
Suite 386  
Bellevue 98004  
Tel: (206) 453-8086  
TWX: 910-443-3002

Intel Corp.  
408 N. Mullan Road  
Suite 102  
Spokane 99206  
Tel: (509) 928-8086

### WISCONSIN

Intel Corp.  
330 S. Executive Dr.  
Suite 102  
Brookfield 53005  
Tel: (414) 784-8087  
FAX: (414) 796-2115

## CANADA

### BRITISH COLUMBIA

Intel Semiconductor of Canada, Ltd.  
4585 Canada Way, Suite 202  
Burnaby V5G 4L6  
Tel: (604) 298-0387  
FAX: (604) 298-8234

### ONTARIO

Intel Semiconductor of Canada, Ltd.  
2650 Queensview Drive  
Suite 250  
Ottawa K2B 8H6  
Tel: (613) 829-9714  
FAX: 613-820-5936

Intel Semiconductor of Canada, Ltd.  
190 Attwell Drive  
Suite 500  
Rexdale M9W 6H8  
Tel: (416) 675-2105  
FAX: (416) 675-2438

### QUEBEC

Intel Semiconductor of Canada, Ltd.  
620 St. John Boulevard  
Pointe Claire H9R 3K2  
Tel: (514) 694-9130  
FAX: 514-694-0064



UNITED STATES, Intel Corporation  
3065 Bowers Ave., Santa Clara, CA 95051  
Tel: (408) 765-8080

JAPAN, Intel Japan K.K.  
5-6 Tokodai, Tsukuba-shi, Ibaraki, 300-26  
Tel: 029747-8511

FRANCE, Intel Corporation S.A.R.L.  
1, Rue Edison, BP 303, 78054 Saint-Quentin-en-Yvelines Cedex  
Tel: (33) 1-30 57 70 00

UNITED KINGDOM, Intel Corporation (U.K.) Ltd.  
Pipers Way, Swindon, Wiltshire, England SN3 1RJ  
Tel: (44) (0793) 696000

WEST GERMANY, Intel Semiconductor GmbH  
Dornacher Strasse 1  
8016 Feldkirchen bei Muenchen  
Tel: (49) 089/90992-0

HONG KONG, Intel Semiconductor Ltd.  
10/F East Tower, Bond Center, Queensway, Central  
Tel: (5) 8444-555

CANADA, Intel Semiconductor of Canada, Ltd.  
190 Attwell Drive, Suite 500  
Rexdale, Ontario M9W 6H8  
Tel: (416) 675-2105